

Date 21 01 2023

Subject Code 21CS33

USN 1 M V



Sir M. Visvesvaraya Institute of Technology
Bangalore 562 157
INTERNAL TEST PAPER

TEST NO : 11 SEM : 3 COURSE / BRANCH : BE / CSE MAX. MARKS : 20 DURATION : 60 Min
 SUBJECT : Analog and Digital Electronics Faculty Name : Mrs. Rekha B.N

Instructions: Answer any one Question from each PART

BL – Bloom's Taxonomy Levels (1- Remembering, 2- Understanding, 3 – Applying, 4 – Analyzing, 5 – Evaluating, 6 - Creating)
 CO – Course Outcomes PO – Program Outcomes; PI – Performance Indicator

Q.No	Question	Marks	CO	BL	PO	PI
------	----------	-------	----	----	----	----

PART A

1	a) Implement following function using 8:1 Multiplexer $F(A, B, C, D) = \sum m(1, 2, 5, 6, 9, 12)$ also write VHDL CODE for 4:1 Mux	6	CO4 CO5	L3	PO2	2.5.1
	b) Implement full subtractor using 3:8 Decoder and NAND gates	4	CO4	L3	PO3	3.5.1

OR

2	a) Using Structural modelling style, write the VHDL code for FULL ADDER adding two 4-bit numbers	6	CO5	L3	PO2	2.5.1
	b) Realize the Following functions using PLA $F_1(A, B, C, D) = \sum m(1, 2, 4, 5, 6, 8, 10, 12, 14)$ $F_2(A, B, C, D) = \sum m(2, 4, 6, 8, 10, 12, 14, 15)$	4	CO4	L3	PO3	3.5.1

PART B

3	a) Construct the excitation table for JK and SR Flipflop. How SR Flipflop is converted to T-Flipflop	6	CO4	L3	PO3	3.8.3
	b) With a block diagram explain the working of a n-bit Parallel adder with accumulator	4	CO4	L2	PO2	2.6.3

OR

4	a) Draw the logic Diagram of JK Flipflop using NAND gates and illustrate its working	6	CO4	L3	PO3	3.8.3
	b) Obtain the characteristics equations of SR and JK Flipflop	4	CO4	L2	PO2	2.6.3

CO4: Explain Gates and Flipflops and make us designing different data processing circuits, registers and counters and compare types

CO4: Develop simple HDL PROGRAMS

Approved by
 Verified by
 QPSC Member
 18/01/2023

Approved By
 HOD
 DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING
 Sir M. Visvesvaraya Institute of Technology
 Hunasamaranahalli Off International Air Port Road,
 Bangalore-562 157.



USN 1 M V

Sir M. Visvesvaraya Institute of Technology
Bangalore 562 157
INTERNAL TEST PAPER

TEST NO : 11 SEM : 3 COURSE / BRANCH : BE / CSE MAX. MARKS : 20 DURATION : 90 Min
 SUBJECT : Analog and Digital Electronics Faculty Name : Mrs. Rekha B.N

Instructions: Answer any one Question from each PART

BL – Bloom's Taxonomy Levels (1- Remembering, 2- Understanding, 3 – Applying, 4 – Analyzing, 5 – Evaluating, 6 - Creating)
 CO – Course Outcomes PO – Program Outcomes; PI – Performance Indicator

Q.No	Question	Marks	CO	BL	PO	PI
------	----------	-------	----	----	----	----

PART A

1	a) Implement following function using 8:1 Multiplexer $F(A, B, C, D) = \sum m(1, 2, 5, 6, 9, 12)$ also write VHDL CODE for 4:1 Mux	6	CO4 CO5	L3	PO2	2.5.1
	b) Implement full subtractor using 3:8 Decoder and NAND gates	4	CO4	L3	PO3	3.5.1

OR

2	a) Using Structural modelling style, write the VHDL code for FULL ADDER adding two 4-bit numbers	6	CO5	L3	PO2	2.5.1
	b) Realize the Following functions using PLA $F_1 = (A, B, C, D) = \sum m(1, 2, 4, 5, 6, 8, 10, 12, 14)$ $F_2 = (A, B, C, D) = \sum m(2, 4, 6, 8, 10, 12, 14, 15)$	4	CO4	L3	PO3	3.5.1

PART B

3	a) Derive the excitation table for JK and SR Flipflop. How SR Flipflop is converted to T-Flipflop	6	CO4	L3	PO3	3.8.3
	b) With a block diagram explain the working of a n-bit Parallel adder with accumulator	4	CO4	L2	PO2	2.6.3

OR

4	a) Draw the logic Diagram of JK Flipflop using NAND gates and explain its working	6	CO4	L3	PO3	3.8.3
	b) Derive the characteristics Equations of SR and JK Flipflop	4	CO4	L2	PO2	2.6.3

CO4: Explain Gates and Flipflops and make us designing different data processing circuits, registers and counters and compare types
 CO4: Develop simple HDL PROGRAMS

Verified by
 QPSC Member

Approved By
 HOD

DO necessary correction
 Sumedh
 18/01/2023

1a. Implement function using 8:1 Mux

— (4) m

$$F(A, B, C, D) = \sum m(1, 2, 5, 6, 9, 12)$$



MEV table

A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

$$D = 0, 2, 4$$

$$\bar{D} = 1, 3, 6$$

$$0 = 7, 5$$



$$Sel \leftarrow A \& B$$

with sel Select

$$F \leftarrow I_0 \text{ when } "00"$$

$F \leftarrow I_0$ when $A \& B = "00"$
 else when $A \& B = "01"$
 else when $A \& B = "10"$
 else I_3 ;


I b. Full subtractor using 3:8 decoder and NAND gates

A	B	B _{in}	Diff	B _{out}
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\text{Diff} = \sum m(1, 2, 4, 7)$$

$$\text{Bout} = \sum m(1, 2, 3, 7)$$


Diagram using decoder & NAND gates



2. a. Full adder.

Full adder entity
& Architecture - 2 marks

Adder 4. entity
& Architecture - 4 marks



Entity FullAdder is

port (X, Y, Cin : in bit;

Cout, Sum : out bit);

end FullAdder

Architecture Equations of FullAdder is

begin

Sum <= X xor Y xor Cin after 10ns;

Cout <= (X and Y) or (X and Cin) or (Y and Cin)
after 10ns

end Equations

Entity Adder4 is

port (A, B : in bit_vector(3 downto 0); Ci : in bit -

S : out bit_vector(3 downto 0); Co : out bit); - o/p

end Adder4;

Architecture Structure of Adder4 is

Component FullAdder

port (X, Y, Cin : in bit; - Inputs

Cout, Sum : out bit); - Outputs

end component;

Signal C : bit_vector(3 downto 1);

begin — instantiate four copies of full Adder

FA0 : FullAdder port map (A(0), B(0), Ci, C(1), S(0));

... port map (A(1), B(1), C(1), C(2), S(1))

FA2: Full Adder port map (A(2), B(2), C(2), C(3), S(2));
 FA3: Full Adder port map (A(3), B(3), C(3), Co, S(3));
 end structure;

2.6 Realizing PLA Circuits

K-map - 2 marks

Diagram - 2 marks

$$F_1 = (A, B, C, D) = \sum m(1, 2, 4, 5, 6, 8, 10, 12, 14)$$

AB \ CD	00	01	11	10
00	0	1	3	1
01	1	1	7	1
11	1	13	15	1
10	1	9	11	1

3 quads

$C\bar{D}$, $B\bar{D}$, $A\bar{D}$

pair $\bar{A}\bar{C}D$

$$F_1 = C\bar{D} + B\bar{D} + A\bar{D} + \bar{A}\bar{C}D$$

$$F_2 = (A, B, C, D) = \sum m(2, 4, 6, 8, 10, 12, 14, 15)$$

AB \ CD	00	01	11	10
00	0	1	3	1
01	1	5	7	1
11	1	13	15	1
10	1	9	11	1

$$F_2 = C\bar{D} + B\bar{D} + A\bar{D} + ABC$$


Unique terms $CD, B\bar{D}, A\bar{D}, \bar{A}\bar{C}D, ABC$.

(3)

5 And gates, two OR for two fns.

PLA table:

Product term	Inputs A B C D	Output F ₁ F ₂
$C\bar{D}$	- - 1 0	1 1
$B\bar{D}$	- 1 - 0	1 1
$A\bar{D}$	1 - - 0	1 1
$\bar{A}\bar{C}D$	0 - 0 1	1 0
ABC	1 1 1 0	0 1



3a. Excitation table JK, SR - 3 marks

Conversion SR to T - 3 marks

Excitation tables
SR.

Q	Q _{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

JK F/F Excitable table

Q	Q _{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Conversion.

Input	Present state	Next state	Flipflop I/Os	
T	Q _n	Q _{n+1}	S	R
0	0	0	0	X
0	1	1	X	0
1	0	1	1	0
1	1	0	0	1

K-map Simplification

$$S = \bar{T} \bar{Q}_n$$

$$R = T Q_n$$

For S

T \ Q _n	0	1
0	0	X
1	1	0

For R

T \ Q _n	0	1
0	X	0
1	0	1





Figure - 2 marks
Exphn - 2 marks



each cell - { fulladder.
accumulator F/F

Cell i - Inputs: c_i , y_i ; outputs: c_{i+1} , x_i

- 1) before addition, accumulator must be loaded with x .
- 2) carry propagates through adders




Diagram = 2 marks
4 marks

$$1) J=0 \quad K=0 \quad Q=0 \\ Q=1$$

$$3) J=1 \quad K=0 \quad Q=0 \\ Q=1$$

$$2) J=0 \quad K=1 \quad Q=0 \\ Q=1$$

$$4) J=1 \quad K=1 \quad Q=0 \\ Q=1$$

4b: characteristic Equations of SR and JK F/F.

SR. — 2 marks

JK — 2 marks

S	R	Q	Q _{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

	RQ			
	00	01	11	10
S 0	0	1	0	0
1	1	1	X	X

$$Q_{n+1} = S + \bar{R}Q_n$$

J	K	Q	Q _{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

	KQ _n			
	00	01	11	10
J 0	0	1	0	0
1	1	1	0	1

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$